VITAL needed for memories modeling ?

Discussion in 'VHDL' started by RealInfo, Apr 16, 2009.

  1. RealInfo

    RealInfo Guest

    Hi all

    I am learning now modeling of memories of all kinds , RAM , SRAM , DRAM etc
    ...
    My question is : Do I have to use VITAL in the memories models which are
    behavioral , not for synthesis , or it is ok to use
    the standard VHDL TIME generics to describe the true timing of a memory
    modeled with VHDL ?

    Thanks
    EC
    RealInfo, Apr 16, 2009
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. fpgawizz

    modelsim - looking at memories

    fpgawizz, Apr 4, 2005, in forum: VHDL
    Replies:
    2
    Views:
    494
    fpgawizz
    Apr 4, 2005
  2. Replies:
    3
    Views:
    606
  3. Marc Jeambrun

    Xilinx memories

    Marc Jeambrun, Aug 3, 2006, in forum: VHDL
    Replies:
    3
    Views:
    556
    Eric Smith
    Aug 14, 2006
  4. tenxian
    Replies:
    2
    Views:
    416
    Arne Vajhøj
    Apr 8, 2008
  5. Clifford Heath
    Replies:
    2
    Views:
    182
    Clifford Heath
    Feb 7, 2007
Loading...

Share This Page