B
Blubaugh, David A.
To All,
I have been evaluating the python environment ever more closer. I
believe I can interface python with a development environment known as
the ImpulseC environment. The ImpulseC environment develops C to VHDL
for FPGA development. I would especially love to interface Python
with ImpulseC and the graphing capabilities of GNU Plot and SciPy in
order to recreate a VHDL development environment that will be just as
capable as a $50,000 dollar Matlab to VHDL toolbox. This is also a part
of my Masters thesis. Is anyone willing to help in this endeavor?????
David Blubaugh
-----Original Message-----
From: [email protected]
[mailto
[email protected]] On Behalf
Of (e-mail address removed)
Sent: Thursday, January 31, 2008 1:06 PM
To: (e-mail address removed)
Subject: Python-list Digest, Vol 52, Issue 448
Send Python-list mailing list submissions to
(e-mail address removed)
To subscribe or unsubscribe via the World Wide Web, visit
http://mail.python.org/mailman/listinfo/python-list
or, via email, send a message with subject or body 'help' to
(e-mail address removed)
You can reach the person managing the list at
(e-mail address removed)
When replying, please edit your Subject line so it is more specific than
"Re: Contents of Python-list digest..."
This e-mail transmission contains information that is confidential and may be privileged. It is intended only for the addressee(s) named above. If you receive this e-mail in error, please do not read, copy or disseminate it in any manner. If you are not the intended recipient, any disclosure, copying, distribution or use of the contents of this information is prohibited. Please reply to the message immediately by informing the sender that the message was misdirected. After replying, please erase it from your computer system. Your assistance in correcting this error is appreciated.
I have been evaluating the python environment ever more closer. I
believe I can interface python with a development environment known as
the ImpulseC environment. The ImpulseC environment develops C to VHDL
for FPGA development. I would especially love to interface Python
with ImpulseC and the graphing capabilities of GNU Plot and SciPy in
order to recreate a VHDL development environment that will be just as
capable as a $50,000 dollar Matlab to VHDL toolbox. This is also a part
of my Masters thesis. Is anyone willing to help in this endeavor?????
David Blubaugh
-----Original Message-----
From: [email protected]
[mailto
Of (e-mail address removed)
Sent: Thursday, January 31, 2008 1:06 PM
To: (e-mail address removed)
Subject: Python-list Digest, Vol 52, Issue 448
Send Python-list mailing list submissions to
(e-mail address removed)
To subscribe or unsubscribe via the World Wide Web, visit
http://mail.python.org/mailman/listinfo/python-list
or, via email, send a message with subject or body 'help' to
(e-mail address removed)
You can reach the person managing the list at
(e-mail address removed)
When replying, please edit your Subject line so it is more specific than
"Re: Contents of Python-list digest..."
This e-mail transmission contains information that is confidential and may be privileged. It is intended only for the addressee(s) named above. If you receive this e-mail in error, please do not read, copy or disseminate it in any manner. If you are not the intended recipient, any disclosure, copying, distribution or use of the contents of this information is prohibited. Please reply to the message immediately by informing the sender that the message was misdirected. After replying, please erase it from your computer system. Your assistance in correcting this error is appreciated.