divider ip core problem!

Discussion in 'VHDL' started by charko, May 27, 2010.

  1. charko

    charko

    Joined:
    Apr 21, 2010
    Messages:
    10
    Hi everybody!
    I want to implement in vhdl a divider. So i want to use an ip core if i want to have a fast divider.
    The divider can used for the calcul of interpolator. The algorithm for interpolator linear is : f= ya + lamda x ( yb -ya) and lamda= (x-xa)/(x-xb).
    When i write a code vhdl ( vhdl structural) for adder, multiplier and substractor i compile it and i simulate it and evrything is ok.
    So When i implement an ip core divider and simulate it i have at divider output
    zero.
    You can show in the attachement , the picture for the architecture, picture divider simulation and picture of the interpolation simulation.

    I hope that i clarify my problem.
    I will be grateful for your help.
    Thank you.
    Charko

    PS: Sorry for my bad english.
     

    Attached Files:

    charko, May 27, 2010
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Winfried Salomon
    Replies:
    12
    Views:
    11,303
    tsachg
    Aug 29, 2007
  2. Matt Clement

    MCU clock divider vs. VHDL divider

    Matt Clement, Apr 20, 2006, in forum: VHDL
    Replies:
    3
    Views:
    4,241
    Marcus Harnisch
    Apr 28, 2006
  3. Kyle H.
    Replies:
    3
    Views:
    2,662
    Kyle H.
    Sep 26, 2006
  4. mcholbi

    Problem with frequency divider

    mcholbi, May 30, 2011, in forum: VHDL
    Replies:
    3
    Views:
    1,638
    vcraft
    Jun 7, 2011
  5. Gyoung-Yoon Noh
    Replies:
    1
    Views:
    100
    James Britt
    Dec 24, 2005
Loading...

Share This Page