Driving 1 bit off 2 clocks

Joined
Mar 24, 2008
Messages
2
Reaction score
0
I am working on implementing the MC6850 ACIA for academic purposes. The implementation requires that when data is written to the data register, the empty flag is set to zero and when the data is read from the register, it is set to 1 (to indicate empty).

The reading and writing are 2 different processes and I am not allowed to modify this same empty bit by 2 different processes. I am not sure how exactly to set this bit properly. Would somebody here be able to provide any advice? I'd really appreciate it.

Thank you,

Snooks
 
Joined
Mar 10, 2008
Messages
348
Reaction score
0
Indeed - your not allowed to modify the same bit from two or more processes.

Your solution should be based on one process which uses asynchronous clear to modifify the bit (0 or 1) and clockes the oppersite value on eighter rising or falling edge.

Its your own chooise how this should be done.

An alternative solution could be to let the E-Clock (your system clock) trigger the F/F and then decide which value should be transfered (or the value should be kept)

Hope you got the meaning of this.

Your welcome
Jeppe
 
Joined
Mar 24, 2008
Messages
2
Reaction score
0
Thanks again for your reply. I think I'll use the first approach you suggested and put everything into 1 process. I'll post here if I succeed :).

Thanks again,
Sihanook
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

No members online now.

Forum statistics

Threads
473,769
Messages
2,569,580
Members
45,054
Latest member
TrimKetoBoost

Latest Threads

Top