Long simulations

Discussion in 'VHDL' started by Pedro Claro, Aug 13, 2003.

  1. Pedro Claro

    Pedro Claro Guest

    Greetings,

    I'm using Xilinx 5.1 for my project and for simulation I use the built-in
    vsim. The problem is that I need to simulate for a long time, lets say
    thousands of clock cycles. Is there any sort of way of doing this or maybe
    a nice program?
     
    Pedro Claro, Aug 13, 2003
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Willem Oosthuizen

    DSP simulations

    Willem Oosthuizen, Jun 25, 2003, in forum: VHDL
    Replies:
    1
    Views:
    2,809
  2. Jay Davis

    "Real" Simulations?

    Jay Davis, Nov 21, 2003, in forum: VHDL
    Replies:
    8
    Views:
    723
    Tim Hubberstey
    Nov 25, 2003
  3. rajan

    Back Annotation simulations

    rajan, Aug 7, 2004, in forum: VHDL
    Replies:
    4
    Views:
    4,506
    Ansgar Bambynek
    Aug 10, 2004
  4. P. Flavin
    Replies:
    1
    Views:
    6,061
    P. Flavin
    Sep 12, 2003
  5. Replies:
    5
    Views:
    594
    Nick Craig-Wood
    Jan 24, 2008
Loading...

Share This Page