Newbe VHDL Help

Joined
Jul 10, 2007
Messages
1
Reaction score
0
I just started working on my first real VHDL project. I need to find a way to get a signal that will look like this ------__---__------ The negative pulses are 60 ns, with 20 ns in between them. I tried WAIT and AFTER statements but I can't seem to get anything to work correctly. I have a 20ns clock. Also, the pulses have to go negative after another signal(busy) goes goes neg.

Thanks,
c130herc
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

Forum statistics

Threads
473,769
Messages
2,569,580
Members
45,054
Latest member
TrimKetoBoost

Latest Threads

Top