programming to simulatin

Discussion in 'VHDL' started by fskalka, Jul 8, 2004.

  1. fskalka

    fskalka Guest

    We have some programming files (we have rights to the source, and have
    hardcopy of the source in schematics, no softcopy) for some ACTEL
    FPGAs (AT1240XL and AT1225XL). We are in the process of creating VHDL
    code for these parts so we can make changes and do some integration.
    We would like to do some simulation to verify our new code against the
    old design before we put our new code in hardware.
    Does anybody know of a way to create a black box simulation model
    (preferably VHDL) for the FPGAs from the programming file? I realize
    that a net list is not usable, but the should be able to extract the
    input to output logic and timing based on fuse map information.
    fskalka, Jul 8, 2004
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. James Lapalme

    Attribute programming

    James Lapalme, Jul 7, 2003, in forum: ASP .Net
    Replies:
    0
    Views:
    1,267
    James Lapalme
    Jul 7, 2003
  2. fskalka

    programming to simulatin

    fskalka, Jul 8, 2004, in forum: VHDL
    Replies:
    0
    Views:
    359
    fskalka
    Jul 8, 2004
  3. Matt
    Replies:
    35
    Views:
    10,608
    George Neuner
    Jul 22, 2004
  4. Casey Hawthorne
    Replies:
    4
    Views:
    998
    Jarek Zgoda
    Aug 4, 2006
  5. Joe Mayo
    Replies:
    168
    Views:
    3,297
    David Thompson
    Oct 22, 2007
Loading...

Share This Page