Simplex in VHDL/FPGA

Discussion in 'VHDL' started by Mounard le Fougueux, Sep 27, 2006.

  1. Hi

    I'm need to implement a simplex linear programming solution in an
    FPGA/VHDL. The object is to take blocks of data samplse from an ADC and
    solve a linear cost + linear constraints classical Lin-Prog for each block.

    my focus of interest is in ultimately doing this in an FPGA/ASIC - not
    in a processor or group of processors.

    If you have looked into this before, please let me know what you think!
    Thanks
     
    Mounard le Fougueux, Sep 27, 2006
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Replies:
    1
    Views:
    4,637
    Jack Klein
    Jan 12, 2005
  2. Deepak
    Replies:
    1
    Views:
    1,263
    Mike Wahler
    Jan 11, 2005
  3. Efrat Regev
    Replies:
    2
    Views:
    365
    Efrat Regev
    May 22, 2007
  4. Taura A.
    Replies:
    0
    Views:
    278
    Taura A.
    Sep 24, 2010
  5. Tommy Vee

    Simplex Algorithm

    Tommy Vee, Sep 2, 2013, in forum: Python
    Replies:
    10
    Views:
    292
    Tommy Vee
    Sep 2, 2013
Loading...

Share This Page