FPGA - mixing edif and VHDL in Xilinx ISE?

Discussion in 'VHDL' started by dkbauter, Aug 18, 2010.

  1. dkbauter

    dkbauter

    Joined:
    Aug 3, 2009
    Messages:
    3
    Hi,

    I'm currently stuck at following FPGA synthesis problem:

    I have a VHDL RTL design ... and I have a simple behavioural model of a ROM (incl. file i/o for loading it at startup of simulation), both synthesizable.

    My actual workflow is to synthesize it using Synplify within an Unix environment and then further process the resulting file incl. the specific port map under Windows using Xilinx ISE.

    However, I'd like to split the workflow by synthesizing the design without the ROM code using Synplify (maybe treated as a black box) and then re-synthesize the VHDL ROM code and the the edif result file together to get a working programming file for the FPGA.

    Summarized: I want to mix an edif file and a VHDL file within a Xilinx ISE project.

    (Just to mention, the ROM unit is situated deeply in the hierarchy of the system)

    Is this possible in general?
    If it is, what is the best way to link the ROM VHDL code with the black box (especially when the ROM/black box is situated deeply within the synthesized design)?

    Thanks in advance!
    dkbauter, Aug 18, 2010
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Frank

    edif and vhdl files mixed

    Frank, Oct 22, 2003, in forum: VHDL
    Replies:
    6
    Views:
    1,270
    Mike Treseler
    Oct 23, 2003
  2. vijay
    Replies:
    7
    Views:
    13,487
    Jim Lewis
    Feb 7, 2005
  3. Leow Yuan Yeow

    VHDL to EDIF

    Leow Yuan Yeow, Feb 8, 2006, in forum: VHDL
    Replies:
    1
    Views:
    2,444
    Leow Yuan Yeow
    Feb 8, 2006
  4. Thomas Thorsen
    Replies:
    2
    Views:
    5,247
    Thomas Thorsen
    Mar 18, 2006
  5. GreenDay

    Help with XILINX ISE VHDL.

    GreenDay, May 12, 2009, in forum: VHDL
    Replies:
    8
    Views:
    1,880
    JohnDuq
    May 14, 2009
Loading...

Share This Page