vhdl code for bidirectional transciever

Discussion in 'VHDL' started by qtr, Jul 5, 2007.

  1. qtr

    qtr

    Joined:
    Jul 2, 2007
    Messages:
    1
    Hi,
    How do I connect two bidirectional ports in VHDL with an enable signal?

    data1 & data2 are bidirectional ports.
    When enab is 1, data2 should be written to data1.
    when enab is 0 , data1 should be readback to data2.

    This is the code I tried and here is the simulation results:

    http://picasaweb.google.com/qtrpenn/...39408873976578
    I am unable to see any hard drive on data2 when enab is low, why is it so?
    Could someone please help me out?
    Thanks in advance,
    QTR.
    qtr, Jul 5, 2007
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Pino
    Replies:
    7
    Views:
    14,082
    Nicolas Matringe
    Jul 5, 2004
  2. bittor
    Replies:
    0
    Views:
    2,560
    bittor
    Dec 22, 2004
  3. Manfred Balik
    Replies:
    12
    Views:
    6,584
    Marc Guardiani
    Sep 10, 2006
  4. afd
    Replies:
    1
    Views:
    8,293
    Colin Paul Gloster
    Mar 23, 2007
  5. John5788

    VHDL bidirectional buffer?

    John5788, Jun 17, 2008, in forum: VHDL
    Replies:
    1
    Views:
    1,898
    jeppe
    Jun 17, 2008
Loading...

Share This Page