vhdl testbench

Discussion in 'VHDL' started by Guest, Apr 3, 2004.

  1. Guest

    Guest Guest

    hi everybody:

    I am looking for some programs to automatically generate the vhdl
    testbench file as also the test vectors. Can anbody introduces me a tool
    that you fell useful. thanks very much:)

    I have tried the full circuit's " testbench tool" , but it always tell
    there is something wrong when compiling the generated testbench vhdl file.
    is there anybody who have the experience with this tool? how about this
    tool?

    thanks a lot
     
    Guest, Apr 3, 2004
    #1
    1. Advertisements

  2. wrote in message
    news:...
    > hi everybody:
    >
    > I am looking for some programs to automatically generate the vhdl
    > testbench file as also the test vectors. Can anbody introduces me a tool
    > that you fell useful. thanks very much:)


    One of the component of Xilinx ISE software suite, called HDL Bencher, has a
    utility that can automatically generates testbench for you. I don't know how
    good is it, I have never used it personally. But in general, it is better if
    you write your own testbench manually. Testbench that is generated by
    software usually only suitable for small design, but not for large design.

    Hendra
     
    Hendra Gunawan, Apr 3, 2004
    #2
    1. Advertisements

  3. Guest

    vladimir Guest

    Try to use TBGenerator (www.hightech-td.com/download/tbgen.zip).

    "Hendra Gunawan" <> wrote in message news:<c4ljvi$6id3l$>...
    > wrote in message
    > news:...
    > > hi everybody:
    > >
    > > I am looking for some programs to automatically generate the vhdl
    > > testbench file as also the test vectors. Can anbody introduces me a tool
    > > that you fell useful. thanks very much:)

    >
    > One of the component of Xilinx ISE software suite, called HDL Bencher, has a
    > utility that can automatically generates testbench for you. I don't know how
    > good is it, I have never used it personally. But in general, it is better if
    > you write your own testbench manually. Testbench that is generated by
    > software usually only suitable for small design, but not for large design.
    >
    > Hendra
     
    vladimir, Apr 4, 2004
    #3
    1. Advertisements

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Ajeetha Kumari

    Re: VHDL testbench Tutorial?

    Ajeetha Kumari, Jul 2, 2003, in forum: VHDL
    Replies:
    2
    Views:
    14,165
    vipinlal
    Mar 29, 2010
  2. Allan Herriman

    Re: VHDL testbench: read BMP Files?

    Allan Herriman, Aug 21, 2003, in forum: VHDL
    Replies:
    1
    Views:
    5,776
    Allan Herriman
    Aug 21, 2003
  3. Yttrium
    Replies:
    7
    Views:
    2,842
    Yttrium
    Oct 15, 2003
  4. Martin Maurer
    Replies:
    2
    Views:
    2,476
    Charles Bailey
    May 21, 2004
  5. Teten
    Replies:
    0
    Views:
    1,680
    Teten
    Sep 1, 2005
  6. Replies:
    10
    Views:
    3,058
    Simon Peacock
    Oct 1, 2005
  7. masini
    Replies:
    0
    Views:
    1,775
    masini
    Apr 5, 2006
  8. afd
    Replies:
    1
    Views:
    10,144
    Colin Paul Gloster
    Mar 23, 2007
Loading...