xilinx warning message

Discussion in 'VHDL' started by Bstark, Sep 10, 2009.

  1. Bstark

    Bstark

    Joined:
    Sep 10, 2009
    Messages:
    1
    We are receiving a warning message Xst:1710 telling us that a tri-state value is always 0 and will be trimmed, however our code works as follows:

    if a dipswitch is set then we drive the signal to 0, if not the signal is an input to us and we set the value to 'Z' and wait for the other side to drive it low.

    So the question is: Why the warning and is it benign?
    Bstark, Sep 10, 2009
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Sachin
    Replies:
    1
    Views:
    671
  2. Rudi Grave
    Replies:
    0
    Views:
    678
    Rudi Grave
    Jun 9, 2004
  3. M. Norton
    Replies:
    5
    Views:
    2,742
    Andy Peters
    May 31, 2005
  4. prakash

    Xilinx-DCM Timing warning

    prakash, Apr 10, 2006, in forum: VHDL
    Replies:
    0
    Views:
    3,526
    prakash
    Apr 10, 2006
  5. Moikel

    Re: Xilinx Synthesis Warning

    Moikel, Mar 12, 2008, in forum: VHDL
    Replies:
    2
    Views:
    945
    ghelbig@lycos.com
    Mar 13, 2008
Loading...

Share This Page