RTL to VHDL

Discussion in 'Introductions' started by ivan gagula, Jun 22, 2016.

  1. ivan gagula

    ivan gagula

    Joined:
    Jun 22, 2016
    Messages:
    2
    Likes Received:
    0
    convert this RTL into VHDL

    input:clk,mr,x,dat[6]
    output:rdy,err,resa[3].resb[3]
    registers;rega[3]. regb[3]
    sequence:
    0. regb<=000
    1. rega <=dat [5..3]; =>(x=0)/(1)
    2.=> (dat [2..0] = 000)/(5)
    3. => (dat[5..3}> dat[2..0]/(6)
    4. rdy =1; resa =rega; resb= regb; =>(4)
    5. err =1; >=(5)
    6.regb <=regb +1; rega<=rega - dat[2..0]; => (4)

    control reset 0
     
    ivan gagula, Jun 22, 2016
    #1
    1. Advertisements

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads
  1. santhosh
    Replies:
    1
    Views:
    1,337
    Mike Treseler
    Aug 21, 2003
  2. Zyd

    VHDL RTL description

    Zyd, Apr 14, 2004, in forum: VHDL
    Replies:
    1
    Views:
    1,692
    H. Li
    Apr 14, 2004
  3. Anand P Paralkar

    ASIC RTL and FPGA RTL

    Anand P Paralkar, Apr 26, 2004, in forum: VHDL
    Replies:
    2
    Views:
    6,414
    Yasir Khizar
    Nov 7, 2016
  4. gpi5
    Replies:
    1
    Views:
    1,446
    Mike Treseler
    Nov 9, 2004
  5. sharatd
    Replies:
    0
    Views:
    2,621
    sharatd
    Oct 18, 2006
  6. Mr. Ken
    Replies:
    6
    Views:
    2,732
    Marcus Harnisch
    Jan 5, 2007
  7. afd
    Replies:
    1
    Views:
    10,768
    Colin Paul Gloster
    Mar 23, 2007
  8. zeev@cadence.com
    Replies:
    3
    Views:
    1,848
    radarman
    Apr 9, 2008
Loading...