A very high level code in VHDL, is it Synthesizable?

Discussion in 'VHDL' started by ramtinraji, Jan 18, 2008.

  1. ramtinraji

    ramtinraji

    Joined:
    Jan 18, 2008
    Messages:
    1
    Dear friends,

    A friend of minie has wirtten a high level code on Data Mining with VHDL and has used very high level constructs such as Linked lists.we want to know if this kind of code is SYNTHESIZABLE and if we can implement it on a Xilinx Spartan3 FPGA, using ISE tools.

    I appriciate it if somebody answers my question.

    Best Regards,

    Ramtin Raji
     
    ramtinraji, Jan 18, 2008
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. S Gupta
    Replies:
    0
    Views:
    995
    S Gupta
    Dec 28, 2003
  2. York
    Replies:
    8
    Views:
    487
  3. pabbu
    Replies:
    8
    Views:
    735
    Marc Boyer
    Nov 7, 2005
  4. olivier.melcher

    Help running a very very very simple code

    olivier.melcher, May 12, 2008, in forum: Java
    Replies:
    8
    Views:
    2,310
  5. Scorpiion
    Replies:
    1
    Views:
    1,362
    Scorpiion
    Dec 25, 2008
Loading...

Share This Page