clock multiplication

Discussion in 'VHDL' started by patrick.melet@dmradiocom.fr, Mar 3, 2006.

  1. Guest

    hi

    I've designed a DQPSK modem and my problem is to produce the clock bit
    from the symbol clock with
    clock_bit = 2 * clock_symbol

    how to do this in VHDL, I don't find ideas...

    the major problem is that the symbol clock is produce from a 88 MHz
    sampling clock, so there is a 11 ns jitter on this clock, the symbol
    clock is 2 MHz and I would like to produce a 4 MHz clock...

    I cannot only delay the symbol clock by half period and the XORED...

    I think to count how many samples I've got and then reproduced this
    counter and divided by 4 to produce the clock bit

    if you have already designed this help could be fine...

    thanks
     
    , Mar 3, 2006
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Valentin Tihomirov

    Are clock and divided clock synchronous?

    Valentin Tihomirov, Oct 23, 2003, in forum: VHDL
    Replies:
    11
    Views:
    3,396
    louis lin
    Oct 28, 2003
  2. clock multiplication

    , Mar 2, 2006, in forum: VHDL
    Replies:
    2
    Views:
    2,459
  3. Replies:
    0
    Views:
    434
  4. Replies:
    4
    Views:
    766
    Peter Alfke
    Apr 27, 2006
  5. William Hughes
    Replies:
    13
    Views:
    1,285
    Ben Bacarisse
    Mar 15, 2010
Loading...

Share This Page