FPGA interface design to access the BRAM

Discussion in 'VHDL' started by pingluns@gmail.com, Jan 10, 2006.

  1. Guest

    Hi guys:

    Currently I am try to design a interface between PPC, FPGA and BRAM.
    Because it is my first time working on the FPGA design, can anyone give
    me some idea about how to design the interface between BRAM and FPGA?
    In my the design, FPGA needs to access the shared BRAM (share with PPC)
    and read the data from a memory address and write the data back to the
    BRAM once it finishes.






    WilliamS
    , Jan 10, 2006
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Mike Treseler
    Replies:
    3
    Views:
    583
    Mike Treseler
    Dec 19, 2005
  2. Gordon Freeman

    Use BRam and DRam on FPGA's Xilinx

    Gordon Freeman, Apr 16, 2007, in forum: VHDL
    Replies:
    5
    Views:
    3,610
    Gordon Freeman
    Apr 23, 2007
  3. Vikram
    Replies:
    0
    Views:
    811
    Vikram
    Jul 24, 2008
  4. TheRightInfo

    FPGA BOARD FOR NEWBIE TO FPGA

    TheRightInfo, Feb 2, 2011, in forum: VHDL
    Replies:
    1
    Views:
    1,337
    Tricky
    Feb 2, 2011
  5. Oliver Mattos

    Re: FPGA BOARD FOR NEWBIE TO FPGA

    Oliver Mattos, Feb 2, 2011, in forum: VHDL
    Replies:
    0
    Views:
    1,128
    Oliver Mattos
    Feb 2, 2011
Loading...

Share This Page