Tcl

Discussion in 'VHDL' started by lightofspace, Oct 30, 2006.

  1. lightofspace

    lightofspace

    Joined:
    Oct 19, 2006
    Messages:
    8
    Hello everyone,
    Can someone summurize for me the advantages of "tcl", and is it used in synthesis level or simulation level?
    Thanks in advance
    ahmad
     
    lightofspace, Oct 30, 2006
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Niv

    ModelSim & tcl testbench

    Niv, Oct 7, 2003, in forum: VHDL
    Replies:
    2
    Views:
    7,717
    Mike Treseler
    Oct 7, 2003
  2. Pierre-Louis

    Synplify VHDL & Tcl

    Pierre-Louis, Oct 15, 2003, in forum: VHDL
    Replies:
    5
    Views:
    3,158
    Allan Herriman
    Oct 16, 2003
  3. Stein Kjølstad

    Active-HDL, bitmap, simulation, Tcl/Tk

    Stein Kjølstad, Feb 11, 2004, in forum: VHDL
    Replies:
    1
    Views:
    644
    valentin tihomirov
    Feb 11, 2004
  4. Riyaz
    Replies:
    1
    Views:
    1,101
    Jonathan Bromley
    Apr 23, 2004
  5. Mumia W.

    Inline::Tcl vs. Inline::Tcl

    Mumia W., Aug 23, 2006, in forum: Perl Misc
    Replies:
    0
    Views:
    182
    Mumia W.
    Aug 23, 2006
Loading...

Share This Page