VHDL RTL description

Discussion in 'VHDL' started by Zyd, Apr 14, 2004.

  1. Zyd

    Zyd Guest

    Hi,

    I am new to this HDL, need some explaination on RTL description. What
    is the relation/difference between RTL with
    behaviour/structural/dataflow description. I am going to write VHDL to
    design MBIST controller that occupy low area overhead and fast
    performance. Please give me some advice/ reference regarding this.

    Thanks,
    Zyd
    Zyd, Apr 14, 2004
    #1
    1. Advertising

  2. Zyd

    H. Li Guest

    MBIST? you mean Memory BIST?

    Zyd wrote:
    > Hi,
    >
    > I am new to this HDL, need some explaination on RTL description. What
    > is the relation/difference between RTL with
    > behaviour/structural/dataflow description. I am going to write VHDL to
    > design MBIST controller that occupy low area overhead and fast
    > performance. Please give me some advice/ reference regarding this.
    >
    > Thanks,
    > Zyd
    H. Li, Apr 14, 2004
    #2
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Anand P Paralkar

    ASIC RTL and FPGA RTL

    Anand P Paralkar, Apr 26, 2004, in forum: VHDL
    Replies:
    1
    Views:
    4,803
    Alexander Gnusin
    Apr 26, 2004
  2. gpi5
    Replies:
    1
    Views:
    1,119
    Mike Treseler
    Nov 9, 2004
  3. sharatd
    Replies:
    0
    Views:
    1,890
    sharatd
    Oct 18, 2006
  4. Mr. Ken
    Replies:
    6
    Views:
    2,362
    Marcus Harnisch
    Jan 5, 2007
  5. Replies:
    3
    Views:
    1,635
    radarman
    Apr 9, 2008
Loading...

Share This Page