VHDL Vector Assignment

Discussion in 'VHDL' started by falcon734, Oct 26, 2006.

  1. falcon734

    falcon734

    Joined:
    Oct 26, 2006
    Messages:
    1
    I'm trying to write VHDL structurals of some circuits. One really stupid problem I've come up against: some of the circuit vector outputs are declared such as wordline<1:63:2> and wordline<0:62:2>, which indicates assignment to the 32 odd and even bits of a 64 bit vector. I've been trying to figure out how to do that in VHDL without portmapping each individual bit, and I haven't found a good answer. Any advice?
    falcon734, Oct 26, 2006
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Vadim Rusu

    vector assignment in VHDL

    Vadim Rusu, Jun 18, 2004, in forum: VHDL
    Replies:
    3
    Views:
    26,667
    ZOLVEZ
    Oct 2, 2007
  2. zhou
    Replies:
    9
    Views:
    452
    Andrey Tarasevich
    Sep 2, 2003
  3. pmatos
    Replies:
    6
    Views:
    23,727
  4. Allerdyce.John@gmail.com
    Replies:
    8
    Views:
    1,891
    Csaba
    Feb 18, 2006
  5. Javier
    Replies:
    2
    Views:
    544
    James Kanze
    Sep 4, 2007
Loading...

Share This Page