- Joined
- Jan 18, 2008
- Messages
- 1
- Reaction score
- 0
Dear friends,
A friend of minie has wirtten a high level code on Data Mining with VHDL and has used very high level constructs such as Linked lists.we want to know if this kind of code is SYNTHESIZABLE and if we can implement it on a Xilinx Spartan3 FPGA, using ISE tools.
I appriciate it if somebody answers my question.
Best Regards,
Ramtin Raji
A friend of minie has wirtten a high level code on Data Mining with VHDL and has used very high level constructs such as Linked lists.we want to know if this kind of code is SYNTHESIZABLE and if we can implement it on a Xilinx Spartan3 FPGA, using ISE tools.
I appriciate it if somebody answers my question.
Best Regards,
Ramtin Raji