A very high level code in VHDL, is it Synthesizable?

Joined
Jan 18, 2008
Messages
1
Reaction score
0
Dear friends,

A friend of minie has wirtten a high level code on Data Mining with VHDL and has used very high level constructs such as Linked lists.we want to know if this kind of code is SYNTHESIZABLE and if we can implement it on a Xilinx Spartan3 FPGA, using ISE tools.

I appriciate it if somebody answers my question.

Best Regards,

Ramtin Raji
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

Forum statistics

Threads
473,744
Messages
2,569,483
Members
44,903
Latest member
orderPeak8CBDGummies

Latest Threads

Top