barrel shifter 2

Discussion in 'VHDL' started by Hendrik Greving, Dec 5, 2005.

  1. hi,

    does anybody know where to obtain the algorithm of how to make a
    synthesis of a constant barrel shifter, or knows a paper that deals with
    this issue?

    e.g. result = 00011101 << b

    is optimized by combining the b input bits for the output "result"
    instead of using multiplexers.

    Hendrik Greving
    Hendrik Greving, Dec 5, 2005
    1. Advertisements

  2. Mike Treseler, Dec 5, 2005
    1. Advertisements

  3. Hendrik Greving, Dec 8, 2005
  4. Sorry.
    I don't write synthesis software.
    I use it.
    However, you can learn a lot about it
    by running some code through and
    viewing the rtl schematic.
    Change constraints. Repeat.

    -- Mike Treseler
    Mike Treseler, Dec 8, 2005
  5. :)

    A cadence guy in the verilog newsgroup gave an excellent answer. It's a
    problem of simplifying the combinational truth table of the signal
    sequences of each output bit that give 1 and of the b input.

    Hendrik Greving, Dec 9, 2005
    1. Advertisements

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.