Cannot Read Data in 1-Port RAM IP Core

Discussion in 'VHDL' started by learni, Aug 10, 2017.

  1. learni

    learni

    Joined:
    Aug 4, 2017
    Messages:
    2
    Likes Received:
    1
    Hi all.
    I am using a 1-port RAM created using Altera Quarus 16 Lite(IP Catalog). It has width of 16 bits and depth of 64 words. I store in data from a computing register in it and want to read it after some time as I will use this data as input for another module. The data transmission is fine but as I make write_enable '0' and read_enable '1', I receive only first and last data bytes(and middle 1-62 data is lost). But If I make write_enable '1' and read_enable '1' its working fine with a delay of 1 cycle. I do not understand if I am really saving data in RAM or not. Here is behavioral code.Here is the link https://stackoverflow.com/questions/...rt-ram-ip-core to the original question as I cannot post the code and problem in here as it exceeds the allowed character length.
    Thanks in advance.
     
    learni, Aug 10, 2017
    #1
    1. Advertisements

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.
Similar Threads
  1. Robert Posey
    Replies:
    0
    Views:
    984
    Robert Posey
    Nov 26, 2003
  2. ashu
    Replies:
    1
    Views:
    797
  3. ashu
    Replies:
    2
    Views:
    1,035
    mysticlol
    Nov 6, 2006
  4. Xin Xiao

    Block RAM Distributed RAM

    Xin Xiao, Jan 7, 2008, in forum: VHDL
    Replies:
    8
    Views:
    2,041
    Duane Clark
    Jan 7, 2008
  5. abhishek maheshwari
    Replies:
    2
    Views:
    1,822
    atindra kumar nath
    Jul 12, 2016
  6. ahmedsa
    Replies:
    0
    Views:
    211
    ahmedsa
    Mar 9, 2017
  7. Kritika Bhardwaj
    Replies:
    0
    Views:
    203
    Kritika Bhardwaj
    Mar 21, 2017
  8. Ramersh
    Replies:
    0
    Views:
    164
    Ramersh
    May 4, 2017
Loading...