How to write a Perl script to analyze the I/O dependency of a Verilog code?

Discussion in 'Perl Misc' started by Fei, Aug 3, 2005.

  1. Fei

    Fei Guest

    Hi All
    Here is an interesting question:
    "Given a combinational circuit, for each primary output, find the
    number of primary inputs that this output depends on."


    It is easy to do structual analysis for a small-size circuit. But for a
    circuit with million gates, we need to find a effecient way.
    Now assume a gate-level Verilog code for this circuit is given, I plan
    to write a script (e.g., Perl) to scan this Verilog code, then for each
    output, trace back to find the primary input on which it depends. But I
    am new to both Perl and Verilog. :(
    So could you please give me any suggestion or any script example for
    references? or is there other way to address this problem effeceintly?


    Thanks very much!
    Fei
     
    Fei, Aug 3, 2005
    #1
    1. Advertisements

  2. Fei

    Fei Guest

    And also, can Verilog PLI deal with this problem?

    Please give me a hint... Thanks!
    Fei
     
    Fei, Aug 3, 2005
    #2
    1. Advertisements

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.