Simulation of Xilinx Rocket IO Instance

Discussion in 'VHDL' started by kedarpapte, Mar 6, 2006.

  1. kedarpapte

    kedarpapte Guest

    Hello All,

    I want to use Xilinx v2p or v4 rocket IOs in one of my designs.
    right now I am using Xilinx webpack 8.1 and modelsim se/pe.

    can any body tell me that if I generate a rocket IO instance (without
    8b10b and crc) as a simple serdes How do I simulate it...?

    Does the Rocket IO Instance has any output pins for PLL Locked

    I am trying to simulate a transmitter by a simple test bench as to
    provide reset, clock and 8-bit parallel data, but nothing is coming out
    on serial tx pin.

    Please guide me .
    Thanks in advance.

    kedarpapte, Mar 6, 2006
    1. Advertisements

  2. kedarpapte

    beeraka Guest

    beeraka, Mar 7, 2006
    1. Advertisements

  3. kedarpapte

    kedarpapte Guest

    thanks for the zip file I will try and run that simulation
    but when I open the project in ISE I am not able to see some of the
    instanciated parts like

    from where I should add this...?

    please help me

    Thanks & Regards
    kedarpapte, Mar 7, 2006
  4. kedarpapte

    Paul Hartke Guest

    You need to generate these files from Coregen. It is explained in the
    Aurora_QuickStart.pdf document in the zip file.

    Paul Hartke, Mar 7, 2006
    1. Advertisements

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.