Timer

[melhosseini]

Dear Guys,
I need to design a timer in vhdl from 0 min:00 sec to 9min:59 sec. the
circuit must have a start, stop and reset buttons. the output must be
seven segment display coded. consider that a reliable 1 Hz clock
signal is availbel

thanks in advance

 

[Jonathan Bromley]

Dear Guys,
I need to design a timer in vhdl from 0 min:00 sec to 9min:59 sec. the
circuit must have a start, stop and reset buttons. the output must be
seven segment display coded. consider that a reliable 1 Hz clock
signal is availbel

That's nice to hear. I very much hope that the grade you get
reflects the quality of your work and the effort you put in.

I wonder what will happen if the user of this device pushes
and releases a button between ticks of the 1Hz clock?

thanks in advance

You're always most welcome.
--
Jonathan Bromley, Consultant

DOULOS - Developing Design Know-how
VHDL * Verilog * SystemC * e * Perl * Tcl/Tk * Project Services

Doulos Ltd., 22 Market Place, Ringwood, BH24 1AW, UK
(e-mail address removed)
http://www.MYCOMPANY.com

The contents of this message may contain personal views which
are not the views of Doulos Ltd., unless specifically stated.