VHDL Model for a MIPS Processor



If anyone is able to do the following for me, it would be appreciated. Please comment the code, since I am trying to learn how to do code in VHDL for the future.

1.Develop a VHDL model for the MIPS processor. The model should simulate a 4-stage (Fetch, Decode, Execute, and Write-back) pipeline design.
2.The instruction memory should be modeled as a ROM, which can be part of the Fetch unit.
3.The data memory should be modeled as a read/write Random Access Memory, which can be included within the Write-back stage.
4.The register file should be modeled as a 3-port, 32 word, Random Access Memory, which can be included within the Decode unit.
5.It should be assumed that all RAW data hazards will be handled using data forwarding between the Execute state and the Decode stage.
6.Branch hazards should be resolved statically, i.e. assume that branch delay slots are filled either with a valid instruction or with nops.
7.Implement the following R format instructions: jr, add, sub, and, or, slt, lw, sw, sb
8.Implement the following I format instructions: beq, bne lbu, addi, subi
9.Implement the following J format instructions: jal, j and nop.


Who is your professor, so I can forward it directly to him/her to save you the trouble?


Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

Forum statistics

Latest member

Latest Threads