Reading internal signals through a testbench.

Discussion in 'VHDL' started by CODE_IS_BAD, Sep 5, 2005.

  1. CODE_IS_BAD

    CODE_IS_BAD Guest

    Hi all,
    Through a testbench (Verilog or VHDL), how do I read the values of
    signals of a sub module through a top module? This is required to match
    and assert if the program is working correctly. Please help. Thank you.

    Best Regards,
     
    CODE_IS_BAD, Sep 5, 2005
    #1
    1. Advertising

  2. Mike Treseler, Sep 5, 2005
    #2
    1. Advertising

  3. CODE_IS_BAD

    Guest


    > Through a testbench (Verilog or VHDL), how do I read the values of
    > signals of a sub module through a top module?

    Use the 'signal spy' feature of ModelSim (but before that, check if
    your version of ModelSim supports it or not).
     
    , Sep 6, 2005
    #3
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Simone Winkler

    generate testbench for array signals

    Simone Winkler, Aug 31, 2003, in forum: VHDL
    Replies:
    1
    Views:
    770
    Pedro Claro
    Sep 2, 2003
  2. Martin Maurer
    Replies:
    2
    Views:
    2,132
    Charles Bailey
    May 21, 2004
  3. G Iveco
    Replies:
    6
    Views:
    2,496
    HT-Lab
    Jul 23, 2007
  4. BLF
    Replies:
    6
    Views:
    1,598
  5. py
    Replies:
    15
    Views:
    1,391
Loading...

Share This Page