System Verilog

Discussion in 'VHDL' started by nivparsons, Mar 14, 2013.

  1. nivparsons

    nivparsons Guest

    I'm just starting to use SV Assertions with my VHDL code in Questa.
    Is there a group that supports this kind of thing? TheSystem Verilog group I found seems unused?

    Regards, Niv.
     
    nivparsons, Mar 14, 2013
    #1
    1. Advertising

  2. nivparsons

    HT-Lab Guest

    On 14/03/2013 18:43, nivparsons wrote:
    > I'm just starting to use SV Assertions with my VHDL code in Questa.
    > Is there a group that supports this kind of thing? TheSystem Verilog group I found seems unused?
    >
    > Regards, Niv.
    >

    I would try the Verification Guild:

    http://verificationguild.com/

    Hans
    www.ht-lab.com
     
    HT-Lab, Mar 15, 2013
    #2
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. sundar
    Replies:
    0
    Views:
    2,038
    sundar
    Apr 25, 2007
  2. sundar
    Replies:
    2
    Views:
    1,865
    sundar
    Nov 27, 2007
  3. Niv
    Replies:
    5
    Views:
    753
    Mike Treseler
    Apr 16, 2008
  4. strider

    System verilog

    strider, Aug 5, 2008, in forum: VHDL
    Replies:
    1
    Views:
    496
    Mike Treseler
    Aug 5, 2008
  5. zj82119
    Replies:
    0
    Views:
    2,114
    zj82119
    Oct 21, 2008
Loading...

Share This Page