VHDL Floating Point Multiplier

Discussion in 'VHDL' started by deejay220989, Jan 9, 2011.

  1. deejay220989

    deejay220989

    Joined:
    Jan 9, 2011
    Messages:
    1
    Hi guys,

    I have a project which needs me to create a VHDL code for a floating point multiplier using Quartus II.

    As we know, the floating point can be represented in binary in 32 bits: 1 sign bit, 8 exponent bits and 23 mantissa bits.

    The multiplier will need to accept two inputs: A and B.

    The hints given for this project is that I need to create an adder for the exponent and a multiplier for the mantissa.

    I'm required to create my own multiplier. Creating a 23 bit multiplier for the mantissa is possible..but not easy. I'm confused whether should I use the shift method or the array method for the multiplication.

    Besides that, do I really need to create a 23 bit multiplier just for the mantissa? Or is there any shorter way?

    Any comments are appreciated. Thanks!
    deejay220989, Jan 9, 2011
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Viswan
    Replies:
    9
    Views:
    12,053
    Ray Andraka
    Feb 11, 2004
  2. mailmekaran

    Floating point multiplier

    mailmekaran, Aug 23, 2006, in forum: VHDL
    Replies:
    0
    Views:
    832
    mailmekaran
    Aug 23, 2006
  3. anil
    Replies:
    2
    Views:
    1,618
    HT-Lab
    Jan 28, 2007
  4. Nauman Mir
    Replies:
    0
    Views:
    573
    Nauman Mir
    Jul 15, 2009
  5. Saraswati lakki
    Replies:
    0
    Views:
    1,322
    Saraswati lakki
    Jan 6, 2012
Loading...

Share This Page