Warning: FlipFlops/Latches "/"ADR_reg<0>"/Q_reg" are set/reset by "". (FPGA-GSRMAP-14)

Discussion in 'VHDL' started by Martin Bammer, Nov 17, 2003.

  1. I'm working with Xilinx Foundation 2.1i and have to write a VHDL-Design
    for a Spartan XCS30. I have some curious problems that I can't get rid of.

    1)What means this line???????:
    Warning: FlipFlops/Latches "/"ADR_reg<0>"/Q_reg" are set/reset by "".
    (FPGA-GSRMAP-14)

    I get warnings like the above for every signal I reset asynchronously.

    2)When I use the STARTUP-component and reset the bus ADR with this signal
    the warning disappears, BUT then the implementation process "optimizes"
    nearly all my design away!!
    Martin Bammer, Nov 17, 2003
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Paul Guy
    Replies:
    3
    Views:
    606
    Paul Guy
    May 27, 2004
  2. caro_22

    Warning ==> Latches

    caro_22, Nov 13, 2006, in forum: VHDL
    Replies:
    0
    Views:
    562
    caro_22
    Nov 13, 2006
  3. Vikram
    Replies:
    0
    Views:
    811
    Vikram
    Jul 24, 2008
  4. KSR
    Replies:
    13
    Views:
    1,270
    jeppe
    Nov 6, 2009
  5. Thomas Heller

    Flipflops

    Thomas Heller, Jun 22, 2012, in forum: VHDL
    Replies:
    4
    Views:
    707
Loading...

Share This Page