convert variables into signal

Joined
Jun 27, 2006
Messages
4
Reaction score
0
Hi all
What are the rules to convert variables into signals in a given VHDL RTL description so that the behavior of the circuit remains same?


Please comment

Thanks
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

No members online now.

Forum statistics

Threads
474,432
Messages
2,571,680
Members
48,796
Latest member
Greg L.

Latest Threads

Top