hi frnds

Discussion in 'VHDL' started by akanksha, Oct 7, 2009.

  1. akanksha


    Oct 7, 2009
    Likes Received:
    hey ppl i am using xilinx core gnerator to generate a fifi version 3.3. i wanted to know how can i compile this hdl functionl model using modelsim.
    i have made a wrapper file(top level file for this fifo).

    1.in the hdl functional model it was mentioned tht i must compile the wrapper file before proceeding for behavioral simulation.could someone pls elaborate on this.

    2.how do i compile the xilinxcorelib??

    3.in the hdl functional model,which is obtained after generating the core what is the meaning of
    synthesis translate on/off???

    pls help me its really urgent.pls.
    akanksha, Oct 7, 2009
    1. Advertisements

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.