synthesis with buildgates

Joined
Jun 21, 2008
Messages
1
Reaction score
0
Hi everyone.

I have to synthesize some simple combinatorial circuit (a new kind of adder I developed for my thesys) with buildgates in order to calculate the delay and compare it to a traditional adder.

The results of my experiments are a bit odd...
I've even tried to syntetize an AND gate with buffered inputs and output and it had a delay of 0,83ns...

Is there someone who can show me the right procedure to syntetize a combinatorial circuit and calculate it's delay?

Thanks and sorry for my bad english
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

Forum statistics

Threads
474,432
Messages
2,571,680
Members
48,796
Latest member
Greg L.

Latest Threads

Top