Verilog RTL and Behavioral Testbench

Discussion in 'VHDL' started by Davy, Mar 25, 2006.

  1. Davy

    Davy Guest

    Hi all,

    I am reading the book "Writing Testbench" and found my previous
    testbench style is RTL.
    Can I change Verilog RTL Testbench to Behavioral Testbench, is the
    below code right?

    //---- RTL style---
    [email protected](posedge clk)
    If(EN)
    ...
    //------------------

    //----Behavioral style---
    Always begin
    wait(EN);
    @(posedge clk);
    ...
    end
    //-----------------------

    Is there any other better Behavioral style?

    Any suggestions will be appreciated!
    Best regards,
    Davy
     
    Davy, Mar 25, 2006
    #1
    1. Advertisements

  2. Davy

    sharp Guest

    This "Behavioral style" is an attempt to optimize for faster
    simulation. In reality, it may end up running a lot slower, depending
    on your simulator.
     
    sharp, Mar 26, 2006
    #2
    1. Advertisements

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.