VITAL needed for memories modeling ?

Discussion in 'VHDL' started by RealInfo, Apr 16, 2009.

  1. RealInfo

    RealInfo Guest

    Hi all

    I am learning now modeling of memories of all kinds , RAM , SRAM , DRAM etc
    ...
    My question is : Do I have to use VITAL in the memories models which are
    behavioral , not for synthesis , or it is ok to use
    the standard VHDL TIME generics to describe the true timing of a memory
    modeled with VHDL ?

    Thanks
    EC
     
    RealInfo, Apr 16, 2009
    #1
    1. Advertisements

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.