common dataflow tree for verilog and vhdl

Nikhil Patil · Jun 4, 2006

Hi,

I am trying to write a tool that shall process synthesizable HDL. I
wish to do this in a way such that I can support both Verilog and VHDL
without too much extra effort. (I don't really care about the
simulation specific syntactic structures of the languages, the
synthesizable subset is good enough.)

Does anybody know of any good open-source parsers for verilog and vhdl
that produce a common dataflow tree, that I might use as my starting
point?

Thanks.
Nikhil

Ajeetha · Jun 4, 2006

Nikhil,
I'm not EDA tool developer so am not sure of a common data model,
however Icarus Verilog has a synthesis engine and is open source. See
www.icarus.com/iverilog. GHDL is a GNU VHDL compiler/simulator, open
source. CVER is another popular open source Verilog simulator.

HTH
Ajeetha, CVC
www.noveldv.com

vhdl & verilog simulation	4	Sep 9, 2013
VHDL and System Verilog Assertions	1	Aug 14, 2011
Common Testbench for both VHDL/Verilog designs	0	Mar 17, 2008
(refine question) vhdl and verilog simualtion	1	Mar 14, 2009
factors needed to choose VHDL or verilog	0	Oct 26, 2007
switch to verilog module in a vhdl wrapper	0	Nov 18, 2009
Verilog guy has to learn VHDL, Books?	5	Feb 23, 2007
verilog 'pullup' and VHDL	5	Oct 26, 2006

common dataflow tree for verilog and vhdl

Nikhil Patil

Ajeetha

Ask a Question

Similar Threads

Members online

Forum statistics

Latest Threads