FPGA design

Discussion in 'VHDL' started by lokesh_boddu, Nov 8, 2006.

  1. lokesh_boddu

    lokesh_boddu

    Joined:
    Oct 18, 2006
    Messages:
    6
    hi

    could you please explain me about the "bonded IOBs"
    i am working on FPGA ,xilinx ISE 8.1 .

    the target board is virtex 2vpro and it has 156 IBOs
    i am able to synthesis my design with few errors , when i implement design i am not able to map.it throws a error saying that "The design is too large for the given device and package."

    when i look at the summary i found that i have exceeded(256) the available
    (156) limit "Number of bonded IOBs: 262 out of 156 167% (OVERMAPPED)"

    so to decrease the over usage of bonded IOBs wht is that i have to DO?


    lokesh
    lokesh_boddu, Nov 8, 2006
    #1
    1. Advertising

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. Oleg
    Replies:
    1
    Views:
    611
    Mike Treseler
    Jul 6, 2004
  2. pingluns@gmail.com

    FPGA interface design to access the BRAM

    pingluns@gmail.com, Jan 10, 2006, in forum: VHDL
    Replies:
    0
    Views:
    824
    pingluns@gmail.com
    Jan 10, 2006
  3. Vikram
    Replies:
    0
    Views:
    796
    Vikram
    Jul 24, 2008
  4. TheRightInfo

    FPGA BOARD FOR NEWBIE TO FPGA

    TheRightInfo, Feb 2, 2011, in forum: VHDL
    Replies:
    1
    Views:
    1,325
    Tricky
    Feb 2, 2011
  5. Oliver Mattos

    Re: FPGA BOARD FOR NEWBIE TO FPGA

    Oliver Mattos, Feb 2, 2011, in forum: VHDL
    Replies:
    0
    Views:
    1,117
    Oliver Mattos
    Feb 2, 2011
Loading...

Share This Page