Definition Multiply and Division in VHDL

Discussion in 'VHDL' started by Adnan86, Apr 4, 2013.

  1. Adnan86

    Adnan86

    Joined:
    Apr 4, 2013
    Messages:
    1
    Likes Received:
    0
    Hi ,
    I want execute this line in vhdl and i have no error but after compile it with Orcad and define the signal .. after RUN i have this error : Run time error accure at time 0 ns :
    a , b, is real array matrix ,
    c,d just real

    a(0,0) <= b(0,0) * (c/d)
    and if you have any idea for improve it , plz tell tanks

    plz help :stupido3:
     
    Last edited: Apr 4, 2013
    Adnan86, Apr 4, 2013
    #1
    1. Advertisements

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.