resynthesizing netlist files

S

sridar

Joined
Jun 5, 2007
Messages
51
Reaction score
0
Hi all,
Can i able to resynthesize the netlist files created from xilinx tools without its source code by instantiating netlist as a component in top level module
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Similar Threads

HDL Synthesis to 2-input base function gate netlist 1
Netlist simulation 1
Converting synthesized VHDL/Verilog to spice netlist 2
USE clause for cell library 6
Unresolved reference message 1
gate level simulation 0
how to get SDF file from netlist 2
I need help in understanding these files on my phone, Could someone help me understand these files? Urgent help needed. Please help. 1

Members online

Total: 25 (members: 2, guests: 23)
Robots: 107

Forum statistics

Threads
473,777
Messages
2,569,604
Members
45,225
Latest member
Top Crypto Podcasts

Latest Threads

Top