VHDL sequence of a machine

Joined
Jun 22, 2016
Messages
2
Reaction score
0
A 5-bit signed number (two complement) is read into a machine on the push and release of an active low ley. negative values are converted into positive magnitude form and even valued number are ignored. When 8 odd valued numbers have been entered, the machine displays the average value of the set along with a ready indicator. The machine then halts and repeats the process on activation of an asynchronous master reset of active low.

I'm looking to get a step by step guide in how to attempt this question, i'm not asking anyone to write my homework for me, i'm just trying to get some help on how you would go about solving this
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

No members online now.

Forum statistics

Threads
473,818
Messages
2,569,732
Members
45,691
Latest member
Dick331194

Latest Threads

Top