VHDL sequence of a machine

Discussion in 'Introductions' started by ivan gagula, Jun 22, 2016.

  1. ivan gagula

    ivan gagula

    Joined:
    Jun 22, 2016
    Messages:
    2
    Likes Received:
    0
    A 5-bit signed number (two complement) is read into a machine on the push and release of an active low ley. negative values are converted into positive magnitude form and even valued number are ignored. When 8 odd valued numbers have been entered, the machine displays the average value of the set along with a ready indicator. The machine then halts and repeats the process on activation of an asynchronous master reset of active low.

    I'm looking to get a step by step guide in how to attempt this question, i'm not asking anyone to write my homework for me, i'm just trying to get some help on how you would go about solving this
     
    ivan gagula, Jun 22, 2016
    #1
    1. Advertisements

Want to reply to this thread or ask your own question?

It takes just 2 minutes to sign up (and it's free!). Just click the sign up button to choose a username and then you can ask your own questions on the forum.
Similar Threads
  1. =?Utf-8?B?UmVzaG1hIFByYWJodQ==?=

    Auto-attach to process '[1084] aspnet_wp.exe' on machine <Machine

    =?Utf-8?B?UmVzaG1hIFByYWJodQ==?=, Jan 21, 2005, in forum: ASP .Net
    Replies:
    0
    Views:
    1,283
    =?Utf-8?B?UmVzaG1hIFByYWJodQ==?=
    Jan 21, 2005
  2. UJ
    Replies:
    2
    Views:
    654
  3. jrefactors@hotmail.com
    Replies:
    4
    Views:
    7,740
    Michael Borgwardt
    Dec 10, 2004
  4. Nico Grubert
    Replies:
    1
    Views:
    2,895
    Markus Rosenstihl
    Sep 21, 2005
  5. UJ
    Replies:
    2
    Views:
    691
  6. afd
    Replies:
    1
    Views:
    10,587
    Colin Paul Gloster
    Mar 23, 2007
  7. stef mientki
    Replies:
    13
    Views:
    1,080
    stef mientki
    Oct 20, 2007
  8. Moh

    I need a VHDL code

    Moh, Jun 8, 2016, in forum: VHDL
    Replies:
    0
    Views:
    533
Loading...