Common components such as flip-flops, LUTs, block RAM, and multiplexers make up the basic logic structures on a FPGA.
A Collection of these basic structures is referred to as a slice or a configurable logic block (CLB). The definitions of a CLB and a slice are specific to each device family.
How do you reduce the number of slices used. What should i be looking to change.
Ask a Question
Want to reply to this thread or ask your own question?
You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.