Y
Yaseen Zaidi
Hello all,
I take one of the ports as type Boolean in a VHDL module using Xilinx
ISE. The code synthesizes and would also translate and map, but for
post PAR simulation, Modelsim is sullen on type mismatch between
component and entity for concerned Boolean port.
It seems that VITAL simprim libraries do not support Boolean ports.
Please share your experience.
Regards,
YZ
I take one of the ports as type Boolean in a VHDL module using Xilinx
ISE. The code synthesizes and would also translate and map, but for
post PAR simulation, Modelsim is sullen on type mismatch between
component and entity for concerned Boolean port.
It seems that VITAL simprim libraries do not support Boolean ports.
Please share your experience.
Regards,
YZ