Error while Simulation

Joined
Jun 5, 2007
Messages
51
Reaction score
0
Hai Frndz,

I Designed a simple flip-flop using vhdl and i created a testbench for that. When i run the simulation for the testbench,it is not giving one bit delay instead when i run the simulation without tetbench it gives one bit delay.Any one can u plz tell me why this happens.
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

Forum statistics

Threads
473,744
Messages
2,569,482
Members
44,901
Latest member
Noble71S45

Latest Threads

Top