Tightly Coupled Memories

Discussion in 'VHDL' started by kishore.ln, Oct 27, 2006.

  1. kishore.ln

    kishore.ln Guest

    Hi, I would like to know what the term Tightly Coupled Memory means.
    how is it different from the normal memory and how's it going to affect
    the performance of a system

    Regards
    Kishore LN
     
    kishore.ln, Oct 27, 2006
    #1
    1. Advertisements

  2. kishore.ln

    KJ Guest

    'Tightly Coupled Memory' generally refers to memory internal to an FPGA
    that, when connected to the appropriate processor core, will give that
    processor the best possible memory performance.

    Functionally, it is your run of the mill typical memory, the 'tight
    coupling' just gives the memory better performance when talking with
    the particular processor core that it was designed to be 'tightly
    coupled' to. This type of memory is typically 'tightly coupled' only
    to a particular processor core.

    KJ
     
    KJ, Oct 27, 2006
    #2
    1. Advertisements

  3. TCMs are connected to the core via dedicated memory busses, similar to
    cache memories. Raw speed is comparable with cache access.

    The difference is in high-performance real-time applications and/or
    IRQ handlers: With a cache you have to consider the worst-case
    scenario of a cache-miss. Code/data access to a TCM is deterministic.

    If you have few routines that require really high-performance while
    others don't, you might not need a cache at all and just use
    TCMs. Saves quite some die space.

    Regards,
    -- Marcus
     
    Marcus Harnisch, Oct 30, 2006
    #3
    1. Advertisements

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.