VHDL Programming? Parallel Counter?

Discussion in 'VHDL' started by comp101x, Oct 28, 2009.

  1. comp101x

    comp101x

    Joined:
    Oct 28, 2009
    Messages:
    1
    Likes Received:
    0
    I want to implement a (7,3) parallel counter using VHDL. I thought about using 3 full adders but I got derailed when I saw that the output would give out 3 sums and carry out which would make 4 outputs and I need 3. With only 2 full adders, it would not represent 7 inputs.

    How would you go about doing it?

    **Without just giving me the implementation code, I want to understanddd

    Thanks
     
    comp101x, Oct 28, 2009
    #1
    1. Advertisements

  2. comp101x

    jeppe

    Joined:
    Mar 10, 2008
    Messages:
    348
    Likes Received:
    0
    Location:
    Denmark
    What's a (7,3) parallel counter?
    Could you explain the functionality of the counter: Inputs => outputs
    Will there be a Clock signal involved?
     
    jeppe, Oct 29, 2009
    #2
    1. Advertisements

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.