What is the meaning of "." in VHDL

Joined
Dec 29, 2008
Messages
5
Reaction score
0
hi. I came across the dot "." in a testbench. i have no idea what is the function. Normally we will on only see it in the library declaration. However it is used in the process.

Is there anyone know abt it?

Thanks
 
Joined
Jun 5, 2007
Messages
51
Reaction score
0
Re:

Can you post the code snippet? Might be the elements inside the record type is accessed..
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

Forum statistics

Threads
473,774
Messages
2,569,598
Members
45,150
Latest member
MakersCBDReviews
Top