addig delay to modelsim simulation

Joined
Oct 21, 2006
Messages
2
Reaction score
0
i have a vhdl code with testbanch for modelsim
i want to see the results of the simulation including delays
i know that i can do *vho file whis quartus to add delayes to modelsim
i tryed do this but without any sucsses
can anyone help me please and describe how to do it
thanks
 

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments. After that, you can post your question and our members will help you out.

Ask a Question

Members online

Forum statistics

Threads
473,755
Messages
2,569,536
Members
45,011
Latest member
AjaUqq1950

Latest Threads

Top