Fixed Point + Math Package/Library Verilog/VHDL

abdkahnz · Aug 16, 2013

Dear Every one !

Is there any library available for Fixed point plus a math Package for Verilog/VHDL. (synthesizeable)

Kindly need that urgent.

Regards
(e-mail address removed)

goouse99 · Aug 16, 2013

Am Freitag, 16. August 2013 06:49:52 UTC+2 schrieb Abdullah Khan:

Dear Every one !

Is there any library available for Fixed point plus a math Package for Verilog/VHDL. (synthesizeable)

Kindly need that urgent.

Regards

[email protected]...

Hi,
just google for "fixed point VHDL"
and you will find it all.

If your tools support VHDL 2008 it is part of the standard.

Have a nice synthesis
Eilert

vhdl & verilog simulation	4	Sep 9, 2013
problem mixing vhdl and verilog using tristate	1	Jul 26, 2013
IEEE VHDL fixed point package	2	Jan 19, 2010
System Verilog	1	Mar 14, 2013
fixed point in VHDL	3	Dec 4, 2008
VHDL and System Verilog Assertions	1	Aug 14, 2011
How to call verilog file as a PACKAGE in VHDL.	2	Jul 9, 2007
Most popular VHDL/Verilog	3	Feb 15, 2011

Fixed Point + Math Package/Library Verilog/VHDL

abdkahnz

goouse99

Ask a Question

Similar Threads

Members online

Forum statistics

Latest Threads