forcing external signals in VHDL 2008

Discussion in 'VHDL' started by MiguelM, Feb 5, 2011.

  1. MiguelM

    MiguelM

    Joined:
    Feb 5, 2011
    Messages:
    1
    Likes Received:
    0
    I’m trying to force an external signal in VHDL 2008

    First statement compiles without any errors
    my_local _sig <= <<signal .probe_all_dtypes_0.my_pure_vhd_sl : std_logic>>;

    Second statement produces an error during compilation:
    <<signal .probe_all_dtypes_0.my_pure_vhd_sl : std_logic>> <= force '1' ;

    What am I doing wrong? What would be a correct syntax for the second statement?
     
    MiguelM, Feb 5, 2011
    #1
    1. Advertisements

Ask a Question

Want to reply to this thread or ask your own question?

You'll need to choose a username for the site, which only take a couple of moments (here). After that, you can post your question and our members will help you out.